A method to avoid deadlock for a large class of manufacturing systems is presented. It is shown that deadlock can be avoided if the system satisfies a set of simple linear constraints. Several examples of the approach are presented and results compared to other deadlock avoidance schemes. The examples demonstrate that significantly higher utilization can be obtained using the proposed scheme.
Introduction
Allocating shared resources so deadlock does not occur is a major problem in developing controls for manufacturing systems. The deadlock problem has been addressed in many computer engineering applications, but enough differences exist between computer and manufacturing systems to prevent direct application of these results to manufacturing [3] . Banaszek and Krogh [l] proposed the deadlock avoidance algorithm (DAA). They developed necessary conditions to determine if deadlock would exist when a part is released into the system. DAA simply does not release the part when these conditions occur. Hsieh and Chang [2] extended the DAA theory to include dispatching rules. Their algorithm, called the deadlock avoidance controller (DAC) . produces a larger set of admissible states than DAA. Another approach to the deadlock problem, developed by Zhou et. al. [4- 61 divides the resource sharing problem into two classes: sequential mutual exclusions (SME), and parallel mutual exclusions (PME). Solutions to the two classes of problems were developed. Wysk et. al. [3] used directed graphs to determine whether deadlock exists. In this approach, called the deadlock detection procedure (DDP), a graph is constructed at each event. An examination of the graph yields a set of control actions which avoid deadlock. However, DDP only applies to systems with unit capacity resources. This paper expands upon the original formulation proposed by Wysk. The new formulation creates a graph which models manufacturing systems containing resources with arbitrary capacities. Also, it is shown that deadlock avoidance can be reduced to satisfy a set of linear inequalities. The inequalities can be derived from an offline examination of the graphs. This avoids the need to perform complicated algorithms at run-time. Also, these inequalities can be used as constraints in integer programming solutions to scheduling problems to insure that their solutions w i l l avoid deadlock.
The paper is organized as follows: Section 2 presents a short description of a simple, yet very inclusive, model of manufacturing systems; Section 3 describes the construction of the graphs which will be used to analyze the systems; Section 4 develops sufficient conditions, in the form of linear inequalities, to avoid deadlock; and finally, Section 5 presents several examples and compare$ these solutions with those obtained using DAA, DAC. and PME.
Models of Manufacturing Systems
A manufacturing system consists of a set R of resources, e.g. robots, buffers and machines, which produce a set Q of products.
Bach product requires a sequence of operations to be performed. Operations can machine, inspect, store or transport a part. The following assumptions are made about the system: Assumption I. The operation sequence required to manufacture a product is fixed, finite, and sequential. Assumption 2. Every operation requires no more than one resource.
Each resource r E R has cap(r) units that can perform the required operations. This is termed the capacity of the resource. The capacity function is extended to a set of resources in the natural way; that is, cap(Rl)= xcap(r) for any RI G R.
VrsR,
For each product g e e . the resource sequence res(q)={rl,r2,rg, ..., rl } defines the order in which the resources are required to produce the part. Parts are placed into the system and are moved among the resources consistent with its resource sequence. After the last resource rl finishes its operation, the part q is removed from the system. Adjacent resources in a resource sequence are unique.
Definition 2.1. A manufacturing system is said to be deadlocked if there exists a set of parts which cannot advance to the next resource in their resource sequence without intervention.
Wait relation graphs
This section develops a directed graph model of manufacturing systems. The graph is called a wait relation graph. The use of graphs to detect deadlock was first proposed by Wysk et. al. 131 . This paper extends the earlier work in the following way: includes systems that have resources with capacity greater than one; more closely examines the interaction among circuits in the graphs; and uses the graphs to produce a set of linear inequalities which can be used to prevent deadlock. Ccom(a,s) I cap(r) V r E R Vs E S. The functions com() and cap0 are related by the following inequality 
Deadlock
Given a manufacturing system in state s, if a series of part movements can be found which clears the system, then the system is not deadlocked [Z]. This obsevation is the primary technique used throughout this paper to prove that a system is not in a deadlocked state. In particular, the theorems developed in this paper defme the set of admissible states S such that for any SO E S there exists a sequence of states sl, s2,. . , s, , all in S, which will empty the system. Definition 4.1. Consider a subgraph of a WRG which represents a manufacturing system. Assume the system is in state so E S ; there exists an arc, a such that resource r2 = head(a) is free; and, the part in the resource rl = tail(a) is committed to a. Then, when rl finishes its operation, this part can be moved to resource r2. This process is called propagation. The symbol Sk is used to denote the state of the system after the kth propagation.
We now show that the commitment of the arcs contained in any subgraph cannot be increased due to part propagation along an arc within that subgraph. (4.1) Proof. During propagation, the part is moved from tail(a) to head(a). After the move, the com(a,sl)=com(a,so)-1. After the part is transferred to head(a) it may or may not be committed to a different arc in Al. In either case, the sum of the commitments of all the arcs in A1 after the propagation either decreases or remains the same.
Primary Deadlock
The most basic type of deadlock is when all the resources on a simple circuit are committed. This situation is called primary deadlock and is explored in the next two theorems. This indicates that there are no free resources on the circuit. Therefore, none of the parts along the circuit can be propagated.
The next theorem shows that (4.2) is not only sufficient, but also necessary for deadlock in a simple circuit.
Theorem 4.2. Let the WRG model G=(R,A) of a manufacturing system consist of a single simple circuit. Let then the system cannot exhibit deadlock. com(a,s) = cap(tail(a)) Vu E A.
S=[s:cap(R)-com(A,s)>O), (4.3)
Proof. Let the system be in state so E S . In this state, there must be at least one free resource, say r1 on the circuit. Clearly a part from ' 2 , the resource immediately preceding ' 1 , can be propagated. From Lemma 4.1, com(A,sl 15 com(A,so), and therefore, s1 E S. Thus, the propagation can be repeated until all the parts are completed and removed from the system. E Sets of the form (4.3) occur frequently in the following formulation. This motivates the following definition.
Definition 4 2 .
The slack of any subgraph C l = (RI ,A1 ) c G is the difference between the capacity of the resources in G1 and the commitment of the arcs in GI ; that is, slack(Gl ,s) = cap( RI ) -com(Al ,s) . 
Interaction Between Two Circuits
An interesting phenomenon happens when the WRG consists of intersecting sugraphs. For example, take the case where the WRG consists of two simple circuits C1 and C2 intersecting at a single node r; see Figure 1 . Assume the system is in a state so where r is free. Then the parts on C2 can be propagated to r. If the unit which received the part becomes committed to arc a1 , then
That is, under certain conditions. propagating parts on one circuit may decrease the slack of an adjacent circuit. In general, we can say that for any two intersecting subgraphs Gl and G2, when a part on Gl is propagated, then slack(G2 .sl ) 2 slack(G2 ,so )-1. (4.6) Returning to the situation illustrated in Figure 1 , where two simple circuits C1 and C2 intersect at a single node r with cap(r) = 1. Assume the system is in a state so where r is the only free resource. Also assume that when a part is propagated from resource rl to r it will commit arc a2, and when a part is propagated from resource r2 to r it will commit arc al. Then either of these propagations will result in primary deadlock of one of the two circuits. since r is the only free resource, these are the only two propagations available. Thus, the system is in deadlock in state so. Proof. The same logic used to prove Theorem 4.3 can be used.
Since cap(R) > 1, then the right hand side of (4.9) must be greater Remark. It should be noted that if the WRG contains only two simple circuits then IRI= 1. However, the theorem is formulated using a slightly more general condition; that is, IAl=O and cap(R) > 1. This will allow the circuits to intersect at more than one vertex; however, if they did, it is easy to show that the WRG must then consist of more than 2 simple circuits. The generalization was included so the argument used in the proof can be used later in Lemma4.3. then the system cannot exhibit deadlock. Proof. Let the system be in state so E S . Assign i and j such that slack(Ci,so) 2 slack(Cj,so) > 0. 
Therefore, sl E S.
Case 2 a Q. A and r Q. R. Propagation across a will not affect the arc commitments on Ci or Cl uC2. Thus slack(Ci,sl)= slack(Ci.so)> 0 and slack(Cl uC2 .sl ) = slack(Cl u C~ .so) > 0 ; from Corollary 4.1 we can conclude that slack(Ci,sl) > 0. Therefore, Case 3: a g A a n d r c R . Then a lies on C, and ClUC2. From Corollary 4.1 we can conclude that slack(Cj,sl)>O and slack(Cl U C, ,sl ) > 0. Let r3 be the resource at the end of any path in P. Since In all three possible cases sl ES; thus, propagation can be Remark. It should be noted that if the WRG contains only two circuits, then they can only intersect along a single path. However, the theorem is formulated using a slightly more general condition which allows the circuits to intersect along more than one path. The generalization was included so the argument used latter in the proof can be used later in Lemma 4.3.
These three theorems show that the construction of the admissible states for a WRG consisting of two circuits depends on the structure of the intersection. This motivates the following definitions.
Definition 43. Let C1 and C2 be any two closed paths in a WRG of a manufacturing system. If Cl nC2 contains exactly one resource with a capacity of one, then this resource is called a knot between the two paths. Definition 4.4. Let C be any closed path in a WRG of a manufacturing system. The order of the path, denoted by o(C) , is one less than the number of simple circuits on the path that share a knot with another simple circuit on the path. The order of a simple circuit is zero.
General Wait Relation Graphs
The approach used to extend these results to general WRGs is to construct the graph by combining a series of simple circuits and paths. then the system will not exhibit deadlock. This assertion will be proved by induction. We first need to prove some preliminary results.
Definition 45. Thepee space on a circuit is defined to be the difference between the slack and the order; that is, Let the system be in state so E S. If a part is propagated along any arc a lying on C, u C 2 , the resulting state s1 is contained in S.
Proof. Let the system be in a state so E S ; assign i and j such that space(Ci,s)>space(Cj,s)>O. Clearly, a part on circuit Ci can be propagated along arc a. There are three cases to consider: 1) IA31= 0 and cap(R3) = 1 ; 2) IA,I= 0 and cap(R3) > 1; and, 3) IA3 I> 0 . These cases can be proved using arguments similar to those already presented in Theorems 4.3,4.4 and 4.5.
Define CG as the set of all closed paths in the graph G. Assume that if the set of admissible states for G is constructed as follows then G will not exhibit deadlock. Now suppose an augmented manufacturing system is created by adding products and resources. Assume the WRG H for the new system is identical to G except for an added simple circuit CO which intersects G . See Figure 2a 
(4.23)
Then CH contains all the closed paths which exist in H . Further, if the set of admissible states for H is defined as then the augmented system H will not exhibit deadlock.
Proof. H is identical to G , except it has one additional primary circuit. Therefore, the closed paths of H include: CO, all the closed paths of G, and the union of CO with any closed path of G which touches Co. Therefore, C H contains all the closed paths in H.
Define C* E CH as the primary circuit which minimizes the space() function. Clearly, there exists an uncommited arc a on C*. Propogate a part along a. We now show that the resulting state 81 is in S H . Clearly, from Corollary 4.1 space(C*,sl)>O. Let C I C C H be the set of circuits which intersect C*. Obviously, the propagation can only affect the space on the closed paths contained in C,. But, for any closed path C E C I , there exists a closed path C U C* E C H . Using Lemma 4.3 for each closed path C, it is clear that sl E S . Theorem 4.7. Let the WRG G represent a manufacturing system.
Define CG as the set of all closed paths in the graph G. Assume that if the set of admissible states for G is constructed as follows SG ={s:sp~e(C,s)>O VCECG], then G will not exhibit deadlock. Now suppose an augmented manufacturing system is created by adding products and resources.
Assume the WRG H for the new system is identical to G except for an added path P which intersects G at nodes U and v. Let Pl, P2 ,. . . P,, be n distinct paths in G which connect v to U. Define Ci =Pi U P to be the simple circuit formed by combining paths P and P i . Proof. We prove this result by construction. First, remove any resources and arcs of G that are not on closed paths. These elements do not contribute to deadlock. Next, decompose G into a set simple circuits and paths such that when they are combined, G is reconstructed. Let Gk be the graph which results after the kth element is added. The decomposition is performed in such a way that when a path is added, only its endpoints touch the partial graph Gk and, when a circuit is added, it intersects Gk at only one point. It is easy to see that such a decomposition is possible for any closed graph.
The reconstruction of G starts with a simple circuit C. Let Example 1. Let a manufacturing system be composed of three resources: mill, lathe, and drill. Let the capacity of all the resources be one. Suppose the system manufactures three parts specified by the following operation sequences oper(ql)= [mill, lathe}
The WRG for this system is illustrated in Figure 3 . It consists of a single simple circuit. The following constraint is sufficient to prevent deadlock S = (s: slack(C,s) > 0).
(5.2)
The only state this constraint eliminates is when a part of each product type is in its first operation. In this case the part in the mill requires the lathe when it finishes, the part in the lathe requires the drill when it finishes, the part in the drill requires the mill when it finishes. Obviously, the system is in primary deadlock for this state.
It should be noted that there are seven admissible states that are allowed by (5.2) which use all three resources. If either DAA [l] or DAC [2] are used to solve this problem, the only states allowed are those which have just one part in the system. There are 56 possible PME [6] structures that can be constructed for this system; however, all the PME structures prevent some of theses seven states from occurring. DDP [3] will allow all the states that (5.2) does. However, DDP must be performed at each system event.
oper ( The WRG for this system is illustrated in Figure 4 . Table 1 lists the constraints required to prevent deadlock for the system. Two cases are considered. First. assume the robot has unit capacity. Then it becomes a knot resource, so higher order closed paths are generated. Since parts do not flow directly among circuits C1, Cz, and C3, then higher order paths involving the union of these circuits need not be considered. In the second case, the robot is assumed to have a double gripper. Hence, its capacity is two, and it is no longer a knot resource.
It is interesting to note that the constraints in Table 1 apply regardless of the operation sequence, as long as it is of the form (5.3) . DAA, DAC, PME and S M E require knowledge of the processes to generate deadlock avoidance and they cannot be applied to this problem. Even DDP cannot determine deadlock for this situation, since the buffer does not have unit capacity. 
